

NVIC Control Table

		Priority	
		Pre-emption	Ordering
	Pending	Active	
Int0		1	<div>← →</div>
Int1			
Int2	1		
Int3		1	
⋮			

26

28

30

Fig. 2

3/10

Stack Memory




Fig. 3

4/10

Priority Inversions





Fig. 4

5/10



6/10

Main Flow




Fig. 6

7/10

Main Flow with Tail Chaining




Fig. 7

8/10

Pre-emption Flow




Fig. 8

9/10

Return From Interrupt Flow




Fig. 9

10/10

Tail Chaining Flow




Fig. 10